Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration Hotel Registration

Logic Scaling Trend

Presenter: Yuzo Fukuzaki TechInsights
Start: 09:10 (30 minutes)

Abstract

Moore's law is one of the most famous and popular theory to understand the scaling trend of semiconductor. In this tutorial, we look back to classical semiconductor theories including Moore's law and learn the changes so far in scaling trend. Recently DTCO (Design Technology Co-Optimization) items are keys to boost (or to compensate of critical dimension scaling delay) in Logic scaling while SRAM does not get benefit from DTCO. Even though SRAM scaling has delayed than Logic, embedded SRAM cache in SoC is very important for high performance computing and therefore it cache memory are growing in spite of paying extra cost for SRAM area. This strong demand of cache memory pushes new technology, such as heterogeneous integration with new levels of interconnect for SRAM die stacking, to have large cache memory than conventional embedded SRAM. We also look into the scaling trends written in IRDS report. We will check IRDS More Moore table how to see the numbers to catch the trend to be expected in near future.

Biography

Moore's law is one of the most famous and popular theory to understand the scaling trend of semiconductor. In this tutorial, we look back to classical semiconductor theories including Moore's law and learn the changes so far in scaling trend. Recently DTCO (Design Technology Co-Optimization) items are keys to boost (or to compensate of critical dimension scaling delay) in Logic scaling while SRAM does not get benefit from DTCO. Even though SRAM scaling has delayed than Logic, embedded SRAM cache in SoC is very important for high performance computing and therefore it cache memory are growing in spite of paying extra cost for SRAM area. This strong demand of cache memory pushes new technology, such as heterogeneous integration with new levels of interconnect for SRAM die stacking, to have large cache memory than conventional embedded SRAM. We also look into the scaling trends written in IRDS report. We will check IRDS More Moore table how to see the numbers to catch the trend to be expected in near future.